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The high temperature dependence of junctionless (JL) gate-all-around (GAA) poly-Si thin-film transistors (TFTs) with
2-nm-thick nanosheet channel is compared with that of JL planar TFTs. The variation of SS with temperature for
JL GAA TFTs is close to the theoretical value (0.2 mV/dec/K), owing to the oxidation process to form a 2-nm-thick
channel. The bandgap of 1.35 eV in JL GAA TFTs by fitting experimental data exhibits the quantum confinement
effect, indicating greater suppression of Ioff than that in JL planar TFTs. The measured
∂Vth
∂T of −1.34 mV/°C in JL GAA
nanosheet TFTs has smaller temperature dependence than that of −5.01 mV/°C in JL planar TFTs.
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The junctionless nanowire transistor (JNT), which con-
tains a single doping species at the same level in its
source, drain, and channel, has been recently investiga-
ted [1-6]. The junctionless (JL) device is basically a
gated resistor, in which the advantages of junctionless
devices include (1) avoidance of the use of an ultra shal-
low source/drain junction, which greatly simplifies the
process flow; (2) low thermal budgets owing to implant
activation anneal after gate stack formation is eliminated,
and (3) the current transport is in the bulk of the semi-
conductor, which reduces the impact of imperfect semi-
conductor/insulator interfaces. As is widely recognized,
the temperature dependence of threshold voltage (Vth) is
a parameter when integrated circuits often operate at an
elevated temperature owing to heat generation. This ef-
fect, accompanied with the degradation of subthreshold
swing (SS) with temperature, causes the fatal logic er-
rors, leakage current, and excessive power dissipation.
Despite a previous work that characterized JNTs at high
temperatures [7], there is no information regarding the
JL thin-film transistor (TFT) at a high temperature yet.* Correspondence: ycwu@ess.nthu.edu.tw
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in any medium, provided the original work is pHence, this letter presents a high-temperature operation
of JL TFTs with a gate-all-around structure (GAA) for
an ultra-thin channel. The JL TFT with a planar struc-
ture functions as the control device. The drain current
(Id), SS, off-leakage current (Ioff ), and Vth are also evalu-
ated for fabricated devices. The JL GAA TFTs with a small
variation in temperature performances along with simple
fabrication are highly promising for future system-on-
panel (SOP) and system-on-chip (SOC) applications.
Methods
The process for producing 2-nm-thick poly-Si nanosheet
channel was fabricated by initially growing a 400-nm-
thick thermal silicon dioxide layer on 6-inch silicon wa-
fers. Subsequently, a 40-nm-thick undoped amorphous
silicon (a-Si) layer was deposited by low-pressure chem-
ical vapor deposition (LPCVD) at 550°C. Then, the a-Si
layer was solid-phase recrystallized (SPC) and formed
large grain sizes as a channel layer at 600°C for 24 h
in nitrogen ambient. The channel layer was implanted
with 16-keV phosphorous ions at a dose of 1 × 1014 cm−2,
followed by furnace annealing at 600°C for 4 h. Subse-
quently, we performed a wet trimming process with a
dilute HF chemical solution at room temperature andn Open Access article distributed under the terms of the Creative Commons
g/licenses/by/4.0), which permits unrestricted use, distribution, and reproduction
roperly credited.
Figure 1 JL GAA device structure in JL TFTs and TEM images for JL GAA and JL planar. (a) The JL GAA device structure and relevant
parameters in JL TFTs. The positions A and A′ indicate cross section of channel. (b,c) The TEM images along AA′ direction for JL GAA and JL
planar with 2- and 15-nm channel thickness, respectively.
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active layers, serving as channel, were defined by e-beam
lithography and then mesa-etched by time-controlled
wet etching of the buried oxide to release the poly-Si
bodies. Subsequently, a 13-nm-thick dry oxide, consuming
around 13-nm-thick poly-Si on both side of channel
to form 2-nm-thick channel, and 6-nm-thick nitride by
LPCVD were deposited as the gate oxide layer. The 250-
nm-thick in-situ doped n + poly-silicon was deposited as a
gate electrode, and patterned by e-beam and reactive ionFigure 2 Temperature dependence (25°C to 200°C) on Id – Vg charact
JL planar TFTs (Lg = 1 μm (a)). The Vth decreases and the SS increases withetching. Finally, passivation layer and metallization was
performed. The JL planar TFT serves as a control with
single gate structure.
Results and discussion
Figure 1a presents the structure of the devices and rele-
vant experimental parameters. Figure 1b displays the
cross sectional transmission electron microscopic (TEM)
images along the AA′ direction in JL GAA devices with
ten strips of nanosheet; the figure clearly shows that theeristics at Vd = 0.5 V. For JL GAA TFTs (Lg = 1 μm (b), 60 nm (c)) and
increasing temperature in both device structures.
Cheng et al. Nanoscale Research Letters 2014, 9:392 Page 3 of 5
http://www.nanoscalereslett.com/content/9/1/3922-nm-thick nanosheet channel is surrounded by the gate
electrode. The dimensions of each nanosheet are 2-nm
high × 70-nm wide. Figure 1c displays the TEM images
in JL planar devices, and the channel dimensions are
15-nm high × 0.95-μm wide. Figure 2 shows the mea-
sured Id as a function of gate bias (Vg) at various temper-
atures ranging from 25°C to 200°C at Vd = 0.5 V for (a)
JL planar TFTs with channel length (Lg) of 1 μm, (b) JL
GAA TFTs with Lg = 1 μm, and (c) JL GAA TFTs with
Lg = 60 nm. This figure reveals that Vth decreases and
the SS increases in all devices when increasing the
temperature. Figure 3 presents the measured SS and Ioff
as a function of temperature at Vd = 0.5 V, as extractedTemperature (
o
C)






















































Figure 3 Measured SS and Ioff as function of temperature (a,b) and si
extracted from the Id – Vg curves in Figure 2. (c) In the off-state with discrefrom the Id-Vg curves in Figure 2. In Figure 3a, the JL
GAA TFTs have a small SS variation with temperature
than JL planar TFTs. Furthermore, the SS can be ex-









where kT is the thermal energy, Cox is the gate oxide
capacitance per unit area, NT is the trap states, and tSi is
the thickness of the poly-Si layer. Therefore, the decline
in SS of JL GAA TFTs is due to a decreasing tSi and the


























































mulated band diagram of GAA structure (c). (a,b) At Vd = 0.5 V,
te energy levels and the ΔEc is estimated around 0.23 eV.
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for JL GAA
TFTs is 0.25 mV/dec/K, which is slightly larger than the
theoretical value of 0.2 mV/dec/K. The results represent
the second term of Equation 1 is small and insensitive to
temperature. According to Figure 3b, Ioff is defined as
the drain current at Vg = −1.9 V for JL planar TFTs and
at Vg = −0.2 V for JL GAA TFTs, respectively. Moreover,
Ioff can be expressed as follows [9]:
Ioff ¼ Isubþ I leak ∝ exp − qEg2kT
 
; ð2Þ
where Isub is the subthreshold current, Ileak is the trap-
induced leakage current, and Eg is the bandgap. The Eg
could be regarded as a constant value for estimation, be-
cause ∂Eg∂T is known to be −0.27 meV/K [10]. Therefore,
the Eg of JL planar and GAA TFTs, as extracted by
Equation 2, is around 1.12 and 1.35 eV, respectively. Not-
ably, quantum confinement is observed in JL GAA TFTs,
resulting in band-edge shifts (ΔEc) of the conduction-
band and valence-band, thereby increasing the Eg to re-
duce the off-state leakage current, as shown in Figure 3c.
Figure 3c illustrates the band diagram of the GAA device
in off-state with discrete energy levels. The GAA device is
simulated by solving 3D quantum-corrected device simu-
lation using the commercial tool, Synopsys Sentaurus De-
vice [11, 12] to obtain accurate numerical results for a
nanometer-scale device. These simulation performances
are calibrated to experimental data of Id – Vg. The ΔEc is
estimated around 0.23 eV, as extracted from the experi-
mental data in Figure 3b. The theoretical analysis derivedFigure 4 Impact of temperature dependence on the (a) Vth and (b) on
TFTs (Lg = 1 μm). The Vth and Ion for JL GAA TFTs are less sensitive to tempfrom the solution of the Schrödinger equation for the first










where me* is the electron effective mass, h is Plank's
constant, Tch is the channel thickness and W is the chan-
nel width. The second term in Equation 3, which repre-
sents quantum confinement effect in the channel width
direction, can be ignored due to W > > Tch. The ΔVth of
theoretical value is 0.36 eV, which is larger than experi-
mental value of 0.23 eV. The gap would come from the
poly-Si channel material.
Figure 4a presents the measured Vth as a function of
temperature. The Vth is defined as the gate voltage at
Id = 10
−9 A. The temperature coefficients of Vth are −1.34
and −5.01 mV/°C for GAA and planar JL TFTs, respect-
ively. According to [13], the variation of ∂V th∂T in n-type JL





















where Vfb is the flat-band voltage, Cox is the gate
oxide capacitance per unit length, A is the device cross-
sectional area and P is the gate perimeter. The first term
in the right side of Equation 4 is depended on the flat-
band voltage variation with temperature. For ND = 1 ×
1019 cm−3, the value of ∂V fb∂T is approach to −0.49 mV/°C as
the devices in [13], which has a P+ polycrystalline silicon
gate and the same doping concentration. The second term-state currents. For JL GAA TFTs (Lg = 1 μm, 60 nm) and JL planar
erature than JL planar TFTs.
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impurities are almost completely ionized at those temper-
atures higher than room temperature. Thus, the doping
concentration variation with the temperature ∂ND∂T
 
has a
slight dependence on temperature. The third term, de-
pending on the electron effective mass, also has a smaller
dependence on T than the other terms. The theoretical
value of ∂V th∂T is about −0.49 mV/°C; although the
∂V th
∂T
of −1.34 mV/°C in JL GAA TFTs is larger than theoretical
value, but is comparable with current SOI-based JNT (∂V th∂T
approximately −1.63 mV/°C) [7] due to the use of the
multi-gate structure and formation of a crystal-like na-
nosheet channel with fewer traps by oxidation process.
Therefore, JL TFTs with the GAA structure and ultra-thin
channel shows an excellent immunity to the temperature
dependence on Vth and competes with SOI-based JNT.
Figure 4b presents the measured on-current (Ion) as a
function of temperature. The Ion is defined as the drain
current at Vg = 3 V for JL planar TFTs and at Vg = 6 V for
JL GAA TFTs. The JL GAA TFTs show a slightly better
Ion variation with temperature than the planar ones, pos-
sibly owing to a smaller ∂V th∂T in JL GAATFTs.
Conclusion
This work has presented a high-temperature operation
of JL TFTs. The high temperature dependence of JL
GAA and planar TFTs is also studied. The variation of
parameters such as Vth, Ion, SS, and Ioff are analyzed as
well. The variation of the SS with temperature for JL
GAA TFTs is close to the ideal value (0.2 mV/dec/K)
owing to the ability of the oxidation process to form a
nanosheet channel and crystal-like channel. Additionally,
Ioff is negligibly small for JL GAA TFTs, owing to
quantum confinement effect; its Eg of 1.35 eV is also ex-
tracted. The JL GAA TFTs have a smaller ∂V th∂T than that
of JL planar TFTs owing to the GAA structure and ultra-
thin channel. Moreover, the measured ∂V th∂T of JL GAA
TFTs competes with that of SOI-based JNTs. Therefore,
the JL GAA TFTs with a slight variation in tempera-
ture performances along with simple fabrication are
highly promising for future SOP and system-on-chip
SOC applications.
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